

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2001-069128

(43)Date of publication of application : 16.03.2001

(51)Int.Cl.

H04L 7/033
G01R 25/00

(21)Application number : 11-242216

(71)Applicant : NEC IC MICROCOMPUT SYST LTD

(22)Date of filing : 27.08.1999


(72)Inventor : ABE KOICHI

(54) CIRCUIT AND METHOD FOR MEASURING PHASE OFFSET

(57)Abstract:

PROBLEM TO BE SOLVED: To reduce a measurement error resulting from a wiring path and to measure a phase offset with high precision by outputting the output signal of a phase-locked loop(PLL) circuit to a 2nd output terminal through a selector circuit when a 1st control voltage has a 2nd level.

SOLUTION: The selector circuit 27 is controlled by a voltage source 21 connected to a control terminal 23 and selects and outputs the signal from an input terminal 26 when the voltage of the voltage source 21 has a logical level (L) and the signal from an input terminal 25 when a logical level (H). Then the output terminal 10 of the PLL circuit 11 is connected to the input terminal 25 of a phase offset measuring circuit 20 and the input terminal 4 of the PLL circuit 11 is connected to the input terminal 26 of the phase offset measuring circuit 20, which measures a phase offset by measuring the phase of a reference signal and a clock signal outputted to the output terminal 35 and the phase of a reference signal outputted to an output terminal 36 by an external measuring instrument.



LEGAL STATUS

[Date of request for examination] 12.07.2000

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3338803

[Date of registration] 09.08.2002

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's